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Abstract: Connecting many other devices over the internet more than just PCs is becoming a common 
place. There are devices which are web-enabled almost everywhere. By the combination of the internet 
world to the embedded devices, it allows to achieve the real-time data from any location with high 
flexibility. This paper aims to web-enable the power supply of an embedded device using a web interface. 
The development will be constituted with a combination of the appropriate product and the technology. 
The SNMP protocol is used in this particular paper. SNMP (Simple Network Management Protocol) is 
now a days the key to the development of embedded internet, manufacturers are required to "web-
enable" the configuration and manage their products which not only makes their products both 
competitive and flexible but also scalable. 
The main task in achieving the aim is to develop an Embedded Industrial Gateway Customizing 
Operating System for Zynq 7000 SoC, programming and setting up communication between the power 
supply unit and the ZedBoard. The Zed Board is programmed in Linux environment and integrated 
using GUI software through server for loading the web pages. The project's implementation is divided 
into three parts. One is Linux System Development for the Gateway and the second is developing the 
correct data and establishing a perfect and stable communication link between the power supply and the 
Gateway and finally monitor the data and debug the software issues when necessary. 
Keywords: Custom Linux Development; Web-server; Web enabled devices; SNMP; Zed Board; Zynq 
7000 Soc. 
I. INTRODUCTION 
When Embedded devices with web enabled feature 
has now became common scenario in everyday life. 
These devices acts as  a communication link between 
machine and man. Web enabling embedded devices 
not only makes the device efficient but also allows 
communication at ease. They tend to combine work of 
humans to the world of machines and also comes in a 
variety of technologies such as wireless 
communication, remote communication by software 
and other types of media for communicating around 
the world. 
Web enabled devices are almost used in each area 
such as Health sectors,  supermarkets, Educational 
institutions, military applications etc., There are many 
great reasons to web enable a device in today’s world. 
An embedded web server may be used to implement 
many functions and features in a device. This helps 
the user to navigate their device from a remote 
location at an ease. Web enabled devices usually 
communicate with other devices by using various 
technologies. This includes a server, a HTTP 
interface, a web browser,  and the hardware interface. 
Web enabled devices makes it pretty easier for the 
users for communicating with appliances with the use 
of a remote device with an inbuilt web browser. With 
the help of these web enabled devices, a Web browser 
can communicate with the appliances and User-
interface hardware (electromechanical) costs could be 
eliminated and also scope for designing more user 
friendly interfaces with low costs. Techniques such as 
monitoring, controlling, and updates can be done from 
any remote location in the world, thus reducing 
maintenance costs for updation of the new firmware 
on a regular intervals. This paper describes the 
development of Linux System acting as a web enabled 
device using an Embedded Industrial Gateway which 
works as a remote server to the power supply. While 
working in a remote place, helps to overcome the 
problem of monitoring and maintenance of the battery 
life of the power supply manually. 
The embedded systems generally has Nominal CPU 
and memory resources and these resources are usually 
used by real-time applications; causing a delay up to 
few seconds to end user for HTTP response. As we 
are  making an embedded device web enabled, Hence 
a set of protocols must to be followed. These 
protocols belong to the TCP/IP protocol suite: TCP, 
UDP, ICMP, IP, and ARP. 
Users communicate with the Embedded Industrial 
Gateway by sending a request to the embedded web 
server. CGI script processes the request and the 
results are sent back to the users as a HTML page. 
The code written stores all the data and can be 
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changed accordingly. In this paper, we have chosen 
Zed Board compatible with the microcontroller of the 
power supply and accommodate the protocols to act 
as Industrial Gateway. 
II. ISSUES WITH EXISTING SYSTEM 
One of the most important issues that embedded 
designers have to take care is the overburden of the 
system. The system bottlenecks imply the increment 
of the data latency, delay interrupt handling and lower 
data throughput among others. Parallel Processing is 
efficient for critical system performance but a central 
controller and memory management is needed one 
possible solution for parallel processing can be 
achieved within a FPGA. 
One traditional solution is building a discrete hybrid 
system, a microcontroller put together with a FPGA 
that unites the best of both worlds but with some 
exceptions like: the bandwidth between the two IC's is 
limited increased power consumption increased PCB 
size and layout complexity performing limit of the 
interface that connects the microprocessor and the 
FPGA among others. 
The demands of today’s technology results in the 
fusion of a processing system and a programmable 
logic in a single device, that’s where the Zynq-7000 
All Programmable System on Chip appears. Zynq-
7000 is not an FPGA with an embedded PowerPC, it 
is a28nm programmable-logic fabric 7 Series family 
FPGA coupled with a dual ARM Cortex-A9MP Core 
processor in a single chip with a wide range of hard-
core interface functions like high performance I/Os, 
Gigabit Transceivers, high throughput AXI 
(Advanced eXtensively Interface) up to three 
thousand PS to PL connections. This two-chip combo 
All Programmable SoC will reduce the cost, size, 
complexity and power consumption of the system  at 
the same time increasing the system performance. 
III. PROPOSED SYSTEM 
To overcome the challenge and acting as an Industrial 
Gateway, the customized Linux kernel is build for the 
Zed Board making it as a Gateway for the incoming 
data from the Industrial field.  
 
Figure 3.1  Proposed System Block Diagram 
The steps involved in designing the System are 
depicted in Figure 3.1 
1. Porting Customized Linux into Embedded 
Industrial Gateway (Zed Board) 
2. Deployment of Web Server on the Gateway 
and Interfacing the Power supply Module 
3. Establishment of path from Host to Gateway 
through Networking 
4. Application of SNMP Protocol for 
Analyzing and Controlling of temperature, 
Battery condition test, Voltage, Current etc., 
5. Remote Debugging through SSH protocol 
from Remote Workstation. 
IV. DEVELOPMENT TOOLS 
Design Flow for Zynq-7000 
Figure 4.1 shows the design flow for Zynq-7000 SoC, 
as introduced in the previous chapter, the aim is to use 
ZedBoard as Embedded Linux development Platform. 
The steps below describe the main building aspects 
that will be deeply explained from now on. 
i. The design and implementation process 
begin with launching the PlanAhead tool, 
which is the central tool from the beginning 
till Bitstream generation is completed. Then 
the Hardware will be exported to SDK where 
application development takes place.  
ii. Including ARM Cortex A9 Processing 
System (PS) in the project will cause step 3.  
iii. XPS is automatically launched from 
PlanAhead for configuring the PS and the 
optional addition of Programmable Logic 
(PL) peripherals.  
iv. Processing System 7 wrapper (PS7) 
instantiates the Processing System section of 
the Zynq-7000 for the Programmable Logic 
and the external board logic.  
v. PS7 settings have to be configured to select 
the ZedBoard, adding PS I/O peripherals, 
memory configurations, clock frequencies, 
etc.  
vi. Optionally IP Cores can be added or created. 
When finished, XPS have to be closed and 
return to PlanAhead. XPS will create 
ps7_init.tcl, ps7_init.c, ps7_init.h which 
contains the minimal peripheral 
configuration for the PS like clocks and 
memory controllers, XML File which 
contains the processor and peripheral 
instantiation and addresses for FSBL and 
BSP generation. And MHS File, the 
hardware netlist of the processor subsystem 
which fully defines the embedded system 
hardware.  
vii. When finished, close XPS to return to 
PlanAhead.  
viii. Back in the PlanAhead tool, a top-level HDL 
wrapper has to be generated for the 
processing system.  
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ix. If the design need constraints, typically used 
to ensure that signals are routed properly, an 
*.ucf file has to be created in or imported to 
PlanAhead.  
x. Generation of the Bitstream for configuring 
the logic in the PL if soft peripherals or other 
HDL are included in the design, or if hard 
peripheral input or output was routed through 
the PL. At this stage, the hardware has been 
defined in system.xml, and if necessary a 
system.bit Bitstream is generated. The 
Bitstream could be programmed into the 
FPGA or later from within SDK.  
xi. Now that the hardware portion of the 
embedded system has been built, it is going 
to be exported to the SDK to create the 
software design.  
xii. Software project associated with the 
hardware design has to be added. Within 
SDK, for operating system development, a 
First Stage Boot Loader (FSBL) application 
project and a Device Tree Board Support 
Package have to be created. The Device Tree 
generation will be detailed later.  
xiii. The First Stage Boot-Loader will cause an 
executable file, FSBL.elf, compiled against 
Zynq-7000 ARM architecture.  
xiv. The combination of the FSBL, the Second 
Stage Boot Loader (U-Boot) and the 
Bitstream in a Boot Image have to be loaded 
together with the Device Tree Blob, the 
Linux Kernel Image and the Filesystem for 
running the operating system. 
 
Figure 4.1 Zynq-7000 SoC Embedded Design Flow 
Overview 
The Zynq-7000 Processing System can be used 
independently of the Programmable Logic which 
eliminates step 8, step 9 and step 10. Logic in the PL 
can be designed to operate independently of the PS, 
however PS or JTAG must be used to program the 
PL. 
A typical Bare-Metal design flow for Zynq-7000 will 
not differ much from what it is explained above. Not 
having the necessity of a Second Stage Boot-Loader, 
a Bare-Metal Board Support Package that host a 
collection of libraries and drivers forming the lowest 
layer of the application will be created in that case. 
V. LINUX ON ZEDBOARD 
First, it is going to be described how configuration 
and boot occurs on ZedBoard, divided in four stages 
of non-secure boot. The first one, non-user 
configurable, called Stage 0, is the one who loads 
executable code of First Stage Boot Loader then the 
FSBL takes control and prepares the system so a 
larger boot loader can be loaded. Stage 2 or U-boot 
Boot-Loader locates, load and execute the Linux 
kernel, also passes the Device Tree to the kernel. 
Then the operating System initialize system hardware 
and mount root file system. A diagram of this process 
can be seen in Figure 5.1 
 
Figure 5.1  Typical Linux Boot Sequence Overview 
5.1 Stage 0: BootROM 
An internal BootROM stores the stage-0 boot code, 
which configures one of the ARM processors and the 
necessary peripherals to start fetching the FSBL boot 
code from one of the boot devices. The programmable 
logic is not configured by the BootROM ROM code 
detects desired boor mode (NAND, QSPI, JTAG) and 
loads executable code of FSBL from selected 
peripheral interface. 
PS configuration starts after power-on reset. The 
ARM CPU starts executing code from the on- chip 
BootROM with JTAG disabled. The BootROM 
contains code for base drivers for NAND, NOR, 
Quad- SPI, SD and PCAP. DDR and other peripheral 
initializations are nor performed, and must be done in 
the stage 1 image or later. 
5.2 Stage 1: First Stage Boot-Loader 
The First Stage Boot Loader is responsible for: 
 Initialization using the PS configuration data 
provided by XPS. 
 Programming the PL using a Bitstream 
(optional). 
 Loading the second stage boot-Loader or bare-
metal application code into memory. 
 Starting execution of the second stage boot-
loader or bare-metal application. 
Tathagata Chaturvedula* et al. 
  (IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH 
  Volume No.4, Issue No.4, June – July 2016, 3421 – 3429. 
2320 –5547 @ 2013-2016 http://www.ijitr.com All rights Reserved.  Page | 3424 
Using the Zynq-7000 configuration user-interface, 
XPS generates code from initialization of the MIO 
and SLCR registers. First stage boot-loader is 
generated by SDK. 
The Bitstream for the PL and the second stage boot-
loader or bare-metal application data, as well as other 
code and data used by the second stage boot-loader, 
Linux, or bare-metal application can be grouped into 
partitions in the flash image. The FSBL goes across 
the partition header to find the Bitstream and second 
stage boot-loader or bare-metal application partition. 
Using the Bootgen program with a wizard in the SDK, 
the FSBL is wrapped with the Bitstream (optional) 
and the bare-metal application or the second stage 
boot-loader in a single BOOT.BIN file 
5.2.1 Building FSBL 
Exporting Hardware to SDK, PlanAhead exports the 
hardware design and the Bitstream then SDK opens 
automatically. In the Project Explorer, left part of the 
window the System Hardware Platform folder 
contains the files needed for building the First Stage 
Boot-Loader as can be seen in Figure 4.2 which 
shows a high-level diagram of the process 
 
Figure 5.2 First Stage Bootloader Construction, Design 
Flow Detail 
Once SDK has launched, the system.xml file placed in 
the Project Explorer pane, should be open in the main 
editor's pane as shown in Figure 5.2. The system.xml 
contains the memory map and associated IP block for 
each of the hardware peripherals that were connected 
to the processing system in the XPS 
 
Figure 5.3  FSBL Project Listing in SDK Project Explore 
Pane 
 
5.3 Stage 2: Second Stage Boot-Loader, U-Boot 
Now that the zynq_fsbl.elf has been built, it is time to 
come into Stage 2 building the Second Stage Boot-
Loader. It will be finally placed in the boot medium as 
the orientate Figure 5.4 
 
Figure 5.4 U-Boot placed in the Boot Medium 
U-Boot can obtain a kernel image from a SD Card, 
partitioned QSPI Flash, and even through Ethernet 
using TFTP (having a functional TFTP server). By 
default, U-Boot starts the procedure called auto boot, 
which looks for Boot Mode pins settings again for the 
source of the kernel image, the Device Tree Blob and 
the File System image. 
5.3.1 Building the U-boot Boot loader 
In order to build Uboot Boot loader, we need to give 
specific commands as 
$ git clone git://github.com/Digilent/u-boot-
digilent.git 
$ make <platform>_config 
$ make zynq_zed_config 
$ make all 
Then the source folder asshown in Figure 5.5, will 
contain the target executable file needed to execute on 
Zynq. 
 
Figure 5.5 U-Boot Source File After 'make all' 
5.4 The Boot Image 
Using the FSBL created before, the hardware 
bitstream file and the U-Boot ELF file that was built 
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on the cross build platform, the boot image will be 
created using SDK. This will generate a file from 
which placed in the SD card as depicted in Figure 5.6, 
the ZedBoard can be booted into U-Boot. 
 
Figure 5.6 Focus on the Boot binary file 
5.4.1 Building the Boot Image 
 
Figure 5.7 Boot.bin Construction, Design Flow 
Detail 
5.5 Device Tree Generator 
 
Figure 5.8  Device Tree Blob Construction, Design 
Flow Detail 
The device tree generator is a Xilinx EDK tool that 
plugs into the Automatic BSP Generation features of 
the tool XPS. The purpose of the device tree generator 
is to produce a device tree source that has the 
information of the hardware design in the EDK 
project. 
The DTS file needs to be compiled into a DTB file 
that kernel can understand. The device tree compiler 
(DTC), located under scripts/dtc in the Linux kernel 
source, will compile the DTS file into a DTB file with 
the following command 
$ ./scripts/dtc/dtc –I dts –O dtb –o 
<output_file_path>/<output_file_name>.dtb 
<input_file_path>/<input_file_name>.dts 
The DTC compiler can also de-compile a DTB file 
back to the DTS file with the command: 
$ ./scripts/dtc/dtc –I dtb –O dts –o 
<output_file_path>/<output_file_name>.dts 
<input_file_path>/<input_file_name>.dtb 
5.6 Linux Kernel Configuration and Build system 
kernel configuration can be done by commands 
$ make ARCH=arm CROSS_COMPILE=arm-linux- 
digilent_zed_defconfig 
$ make 
VI. IMPLEMENTATION 
Implementation Phase of the project explains the step 
by step approach to Port our custom linux to the 
ZYNQ 7000 SOC, Installation of Webserver, 
Application porting and also Remote debugging the 
Industrial Gateway. 
 
Figure 6.1 BOOT Sequence 
6.1 Booting Linux on a Zynq Board 
The first phase of the project is to boot our 
customized open source Linux operating system into 
the Zynq Board. This section covers the detailed flow 
for booting Linux on the target board using the 
precompiled images like Kernel image, U-Boot, 
Device tree, and root file system that were discussed 
in previous chapters. 
6.2 Web Server 
A simple web server implementation is provided as a 
reference for TCP-based application. The web server 
implements only a subset of the HTTP 1.1 protocol. 
Such a web server can be used to monitor and control 
an embedded platform through a browser.  
In order to display the real time data, the process of 
converting the code into a .bit  file and then to the 
server is involved. The parameters are an important 
factor as they display the real-time data. code includes 
all the parameters as labels in its code in order to 
display the real-time data on the web pages 
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VII. RESULTS 
7.1 Booting Linux Over SD Card 
 
Figure 7.1 Result Screen of Kernel entry point 
address 
 
Figure 7.2 Zynq Prompt after linux booting 
Successfully 
 
Figure 7.3 cpuinfo of Zynq Board 
7.2  WebPages – GUI 
Once the Power Supply is connected to the network, 
& have typed the IP Address into the URL address 
box of the browser and found the log-in webpage, 
then the user is ready to login. The default password 
is: iepassWl (Note that the password is case sensitive) 
Insert the default password into the Password box. as 
shown in figure 7.4 
 
Figure 7.4 Login Page 
Note: The ‘System Location’ field can be 
changed/personalized on the ‘SNMP Configuration’ 
web page 
7.3 Monitoring & Control 
 
Figure 7.5 Monitoring & Control Page 
MONITORING – Typical alerts & displays for 
Power Supply and Battery Status: 
1) Input power present , battery passed BCT and 
fully charged*1 
 
2) Input power present, battery charging and passed 
previous BCT 
 
3) Input power present, BCT in progress 
 
4) Input power present, failed BCT, battery 
charging 
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5) Input power present, battery charged, failed 
previous BCT 
 
6) Input power present, battery missing 
 
7) No input power (in the 30 sec period before 
power failure confirmed) 
 
8) No input power ( in the 30 sec period before 
power failure confirmed),         Vout < Vpres 
 
9) No input power (for longer than 30 sec), battery 
has passed previous BCT 
 
10) No input power, battery voltage is below Vbat1 
level, battery pressed previous BCT 
 
11) No input power, battery has reached the low 
voltage disconnect level, battery passed previous 
BCT. Note that this message is only displayed 
briefly as communications will also be lost 
shortly after this point is reached. 
 
12) No input power, battery has failed previous BCT 
 
13) No input power, battery has failed previous BCT 
and below Vbatlow 
 
14) No input power, battery has reached the low 
voltage disconnect level, battery failed previous 
BCT. Note that this message is only displayed 
briefly as communications will also be lost 
shortly after this point is reached. 
 
15) No data being sent between web page and power 
supply 
 
CONTROL – Customizable Thresholds: 
Threshold Values can be set by by the user according 
to their requirements. SNMP trap (alert) messages 
will be sent when one of the thresholds are exceeded. 
CONTROL – Units 
Temperature : degrees C 
Voltage volts 
Current  ma 
7.4  Network Settings 
This page enables the user to set a static IP address for 
the web page by disabling the DHCP function 
 
Figure 7.6 Network Settings 
7.5  SNMP Configuration 
All fields are customizable and may be specified by 
the user to suit their specific applications. SNMP traps 
(alerts) can be monitored using a SNMP manager of 
the user’s choice. 
The user may select which traps are set by changing 
the ‘alarm trap mask code’ which is accessed by using 
a MIB Browser such as ‘iReasoning MIB Browser’. 
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Figure 7.7 SNMP Configuration 
Alarm traps may be resent if a fault continues to 
persist. The ’resend time’ can be set by modifying the 
SNMP variable ‘TrapPeriodicResentTimeinMinutes’. 
The ‘resend time’ range for resending traps is between 
30minutes and 10079 minutes (7 days). If the user sets 
the range outside of these parameters, it will default to 
1440 (24hours) which is also the factory default for a 
new device. 
7.5  SYSLOG Configuration 
The Syslog is used for recording SNMP syslog 
messages as shown in the figure 7.8 
 
Figure 7.8 syslog 
7.6  Remote Debugging  
target$ ldd myapp 
linux-vdso.so.1 =>  (0x7b5fe000) 
libc.so.6 => /lib/libc.so.6 (0x8f400000) 
/lib/ld-linux-armv7.so.2 (0x8ec00000) 
To generate a core dump for the application, first set 
the maximum size of the core dump file e.g. 
target$ ulimit -c 1024 
Then run the app: 
target$ ./myapp 
Starting Application 
Segmentation fault (core dumped) 
target$ ll 
... 
-rw-------. 1 user user 253952 May  8 16:11 
core.26593 
... 
loading  the information into GDB: 
target$ gdb myapp core.26593 
... 
Reading symbols from 
/home/user/test/myapp/myapp...done. 
[New LWP 26593] 
Core was generated by `./myapp'. 
Program terminated with signal SIGSEGV, 
Segmentation fault. 
#0  0x00400559 in main () at myapp.c:15 
15    *myptr = 4; 
As before, in this program the problem is obvious but 
it is possible to debug further in more complex cases 
by, for example, inspecting the system registers: 
(gdb) info registers  
... 
r14            0x00 
r15            0x00 
rip            0x400559 0x400559  
...  
or inspect the contents of memory at a particular 
address, e.g.: 
(gdb) x/8b 0xfe2c1a30 
0xfe2c1a30:   0x00   0x00   0x00   0x00   0x00   0x00   
0x00   0x00 
An advantage of core dumps is that they don't need to 
have access to the running system to be able to debug 
the problem. The core dump file, the binary file and 
the relevant sources can be used independent of the 
target, as long as the appropriate tools are installed. 
VIII. CONCLUSION 
The Project Report has discussed the results of the 
Linux System Development & Remote Debugging 
for Embedded Industrial Gateway and This is 
denoted through the display of real-time data on both 
Command Line Interface and the web pages. The 
approach made for the devices to be web enable was 
through the help of the various softwares. Each 
software was then combined in order to output the 
real time data on the web pages. 
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